Goto

Collaborating Authors

 deep neural network architecture search


Constrained deep neural network architecture search for IoT devices accounting for hardware calibration

Neural Information Processing Systems

Deep neural networks achieve outstanding results for challenging image classification tasks. However, the design of network topologies is a complex task, and the research community is conducting ongoing efforts to discover top-accuracy topologies, either manually or by employing expensive architecture searches. We propose a unique narrow-space architecture search that focuses on delivering low-cost and rapidly executing networks that respect strict memory and time requirements typical of Internet-of-Things (IoT) near-sensor computing platforms. Our approach provides solutions with classification latencies below 10~ms running on a low-cost device with 1~GB RAM and a peak performance of 5.6~GFLOPS. The narrow-space search of floating-point models improves the accuracy on CIFAR10 of an established IoT model from 70.64% to 74.87% within the same memory constraints. We further improve the accuracy to 82.07% by including 16-bit half types and obtain the highest accuracy of 83.45% by extending the search with model-optimized IEEE 754 reduced types. To the best of our knowledge, this is the first empirical demonstration of more than 3000 trained models that run with reduced precision and push the Pareto optimal front by a wide margin. Within a given memory constraint, accuracy is improved by more than 7% points for half and more than 1% points for the best individual model format.


Reviews: Constrained deep neural network architecture search for IoT devices accounting for hardware calibration

Neural Information Processing Systems

This paper studies the NAS problem in the IoT platform scenarios with specific hardware considerations. The idea is to break down the original whole search space into a set of subspaces through sampling, and the final, actual search is conducted in the typically much narrower space as the union of these sampled subspaces. In the IoT platform scenarios, specific hardware considerations are applied in sampling the space. The whole work of the paper is reported through a case study on image classification using CIFAR-10 dataset, and the better ever results are reported. The only methodological contribution as I see is the idea of breaking down the original space into subspaces and conducting the search in the narrow space as the union of the subspaces.


Reviews: Constrained deep neural network architecture search for IoT devices accounting for hardware calibration

Neural Information Processing Systems

The authors propose a novel approach to architecture search that explicitly takes computational hardware constraints into account. The writing is clear in spite of typos, the method simple, and the results convincing.


Constrained deep neural network architecture search for IoT devices accounting for hardware calibration

Neural Information Processing Systems

Deep neural networks achieve outstanding results for challenging image classification tasks. However, the design of network topologies is a complex task, and the research community is conducting ongoing efforts to discover top-accuracy topologies, either manually or by employing expensive architecture searches. We propose a unique narrow-space architecture search that focuses on delivering low-cost and rapidly executing networks that respect strict memory and time requirements typical of Internet-of-Things (IoT) near-sensor computing platforms. Our approach provides solutions with classification latencies below 10 ms running on a low-cost device with 1 GB RAM and a peak performance of 5.6 GFLOPS. The narrow-space search of floating-point models improves the accuracy on CIFAR10 of an established IoT model from 70.64% to 74.87% within the same memory constraints.


Deep Neural Network Architecture Search for Accurate Visual Pose Estimation aboard Nano-UAVs

Cereda, Elia, Crupi, Luca, Risso, Matteo, Burrello, Alessio, Benini, Luca, Giusti, Alessandro, Pagliari, Daniele Jahier, Palossi, Daniele

arXiv.org Artificial Intelligence

Miniaturized autonomous unmanned aerial vehicles (UAVs) are an emerging and trending topic. With their form factor as big as the palm of one hand, they can reach spots otherwise inaccessible to bigger robots and safely operate in human surroundings. The simple electronics aboard such robots (sub-100mW) make them particularly cheap and attractive but pose significant challenges in enabling onboard sophisticated intelligence. In this work, we leverage a novel neural architecture search (NAS) technique to automatically identify several Pareto-optimal convolutional neural networks (CNNs) for a visual pose estimation task. Our work demonstrates how real-life and field-tested robotics applications can concretely leverage NAS technologies to automatically and efficiently optimize CNNs for the specific hardware constraints of small UAVs. We deploy several NAS-optimized CNNs and run them in closed-loop aboard a 27-g Crazyflie nano-UAV equipped with a parallel ultra-low power System-on-Chip. Our results improve the State-of-the-Art by reducing the in-field control error of 32% while achieving a real-time onboard inference-rate of ~10Hz@10mW and ~50Hz@90mW.


Constrained deep neural network architecture search for IoT devices accounting for hardware calibration

Scheidegger, Florian, Benini, Luca, Bekas, Costas, Malossi, A. Cristiano I.

Neural Information Processing Systems

Deep neural networks achieve outstanding results for challenging image classification tasks. However, the design of network topologies is a complex task, and the research community is conducting ongoing efforts to discover top-accuracy topologies, either manually or by employing expensive architecture searches. We propose a unique narrow-space architecture search that focuses on delivering low-cost and rapidly executing networks that respect strict memory and time requirements typical of Internet-of-Things (IoT) near-sensor computing platforms. Our approach provides solutions with classification latencies below 10 ms running on a low-cost device with 1 GB RAM and a peak performance of 5.6 GFLOPS. The narrow-space search of floating-point models improves the accuracy on CIFAR10 of an established IoT model from 70.64% to 74.87% within the same memory constraints.